

Ollscoil na hÉireann, Gaillimh
National University of Ireland, Galway

Semester II Examinations, 2004/2005

Exam Code(s)	<u>2BN121</u>
	<u>2BP121</u>
Exam(s)	<u>Second Year Electronic Engineering</u>
	<u>Second Year Electronic and Computer Engineering</u>
Module Code(s)	<u>EE211</u>
Module(s)	<u>Analogue Systems Design I</u>
Paper No.	<u>1</u>
Repeat Paper	<u>Special Paper</u>
External Examiner(s)	<u>Professor S. McLaughlin</u>
Internal Examiner(s)	<u>Professor D.J. Wilcox</u>
	<u>Dr. M. Duffy</u>

Instructions: Answer 5 questions.
 All questions carry equal marks.

Duration	<u>3hrs</u>
No. of Answer books	<u>1</u>

Requirements:

Handout	<u> </u>
MCQ	<u> </u>
Statistical Tables	<u> </u>
Graph Paper	<u> </u>
Log Graph Paper	<u>5</u>
Other Material	<u> </u>

No. of Pages	<u>5</u>
Department(s)	<u>Electronic Engineering</u>

1.

- Sketch the I-V characteristic for a real diode and explain how it differs from that of an ideal diode. [4 marks]
- The input voltage in both circuits in Fig. 1 is $v_i(t) = 5 \sin(100\pi t)$. [9 marks]
 - Assuming ideal diodes, explain the operation of the half-wave rectifier in Fig. 1(a). Include a sketch of the output voltage waveform, $v_o(t)$.
 - Repeat part (i) for the full-wave rectifier in Fig. 1(b).
 - Show how $v_o(t)$ is changed in the half-wave rectifier of Fig. 1(a) if real diode properties are accounted for.




Fig. 1(a) Half-wave rectifier, (b) Full-wave rectifier

- Explain the operation of the clamping circuit shown in Fig. 1(c) for an input sinusoid, $v_s(t)$, with 25 V amplitude and 1 kHz frequency, and with $V_B = 10$ V. Include a sketch of the output voltage waveform, $v_o(t)$ to illustrate your answer. [7 marks]




Fig. 1(c) Diode clamping circuit

2.

- Describe the 3 operating modes of a Bipolar Junction Transistor (BJT). [5 marks]
- Using the *exact* method of calculation, determine the DC bias values of V_B , V_C , V_E , I_B , I_C and I_E in the circuit of Fig. 2. [10 marks]
- Calculate (i) the AC voltage gain and (ii) the power consumption of the circuit in Fig. 2. [5 marks]




Fig. 2 Common emitter amplifier circuit

Contd.

3.

- (a) Describe the semiconductor make-up of an n-channel Junction Field Effect Transistor (JFET), and explain the shape of the typical JFET characteristic curves shown in Fig. 3(a). [8 marks]
- (b) Given values of $I_{DSS} = 8 \text{ mA}$ and $V_{GS(off)} = -6 \text{ V}$ for the JFET in the circuit of Fig. 3(b), calculate the DC bias values of V_{GS} , V_D and I_D in this case. [12 marks]




Fig. 3 : (a) JFET characteristic I_{DS} vs. V_{DS} curves, (b) JFET bias circuit

4.

- (a) Complete the Box Model for the emitter follower circuit shown in Fig. 4. [13 marks]




Fig. 4 : Emitter follower circuit

- (b) With the source and load connected : [5 marks]
- Calculate the system gain, A_{sys} .
 - Plot two periods of the output voltage, $v_o(t)$, for $v_i(t) = 0.2 \sin(100\pi t) \text{ V}$.
- (c) Comment on the performance of the emitter follower as a unity gain buffer amplifier in this case. [2 marks]

3.

- (a) Describe the semiconductor make-up of an n-channel Junction Field Effect Transistor (JFET), and explain the shape of the typical JFET characteristic curves shown in Fig. 3(a). [8 marks]
- (b) Given values of $I_{DSS} = 8 \text{ mA}$ and $V_{GS(off)} = -6 \text{ V}$ for the JFET in the circuit of Fig. 3(b), calculate the DC bias values of V_{GS} , V_D and I_D in this case. [12 marks]




Fig. 3 : (a) JFET characteristic I_{DS} vs. V_{DS} curves, (b) JFET bias circuit

4.

- (a) Complete the Box Model for the emitter follower circuit shown in Fig. 4. [13 marks]




Fig. 4 : Emitter follower circuit

- (b) With the source and load connected : [5 marks]
- Calculate the system gain, A_{sys} .
 - Plot two periods of the output voltage, $v_o(t)$, for $v_i(t) = 0.2 \sin(100\pi t) \text{ V}$.
- (c) Comment on the performance of the emitter follower as a unity gain buffer amplifier in this case. [2 marks]